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A Sub-mm3 Ultrasonic Free-floating Implant for
Multi-mote Neural Recording
Mohammad Meraj Ghanbari, David K. Piech, Konlin Shen, Sina Faraji Alamouti, Cem Yalcin,
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Abstract—A 0.8 mm3 wireless, ultrasonically powered, free-
floating neural recording implant is presented. The device is
comprised only of a 0.25 mm2 recording IC and a single
piezoceramic resonator that is used for both power harvesting
and data transmission. Uplink data transmission is performed by
analog amplitude modulation of the ultrasound echo. Using a 1.78
MHz main carrier, >35 kbps/mote equivalent uplink data rate is
achieved. A technique to linearize the echo amplitude modulation
is introduced, resulting in <1.2% static nonlinearity of the
received signal over a ±10 mV input range. The IC dissipates
37.7 µW, while the neural recording front-end consumes 4
µW and achieves a noise floor of 5.3 µVrms in a 5 kHz
bandwidth. This work improves sub-mm recording mote depth
by >2.5x, resulting in the highest measured depth/volume ratio
by ∼3x. Orthogonal subcarrier modulation enables simultaneous
operation of multiple implants, using a single-element ultrasound
external transducer. Dual-mote simultaneous power up and data
transmission is demonstrated at a rate of 7 kS/s at the depth of
50 mm.
Index Terms—echo modulation, energy harvesting, implantable
biomedical devices, linearization, neural recording, nonlinear
acoustics, piezoelectric, ultrasound.
I. INTRODUCTION
UNTETHERED, wireless neural recording implants are anemerging type of neural interface [1]–[4] that enable
improved access to signals valuable for disease diagnosis,
closing the loop in stimulation systems, and basic neuroscience
research. By their distributed nature, individual wireless de-
vices can precisely target anatomical areas of interest such
as deep brain structures or peripheral nerves. Unlike some
wireless devices that sit subcranially on the surface of the
brain, wireless devices that target deep structures must strictly
minimize size to lessen implantation trauma and long-term
tissue scarring [5] that results in signal quality degradation
in chronic neural recording [6]. Reducing device volume
to sub-mm3 scales also enables minimally invasive implan-
tation techniques, such as catheter-based, laparoscopic or
even injection-based procedures. Designing wireless sub-mm
scale implants with centimeters-deep operation ranges presents
power delivery and data transmission challenges. Furthermore,
for concurrent recording from multiple sites, the system should
also be able to communicate with a network of such implants.
Multiple designs have been reported recently to address
the issues outlined above [2]–[4]. The smallest free-floating
neural recording implant was presented in [4] whose maximum
theoretical operation depth does not exceed 6 mm due to high
tissue attenuation, and thus is better suited to epicortical neural
recording. Sequential inductive coupling (using an implanted
high-Q tertiary coil) was presented in [3] for transcranial
power transmission to epicortical free-floating implants at a
depth of 20 mm. This technique cannot be extended to deep
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Fig. 1: Untethered neural recording from deep regions of the peripheral/centra
nervous system using ultrasonically powered neural recording implant.
tissue recording since the tertiary coil has a large form factor
and the implants must be on the same plane (similar to [7],
[8]). Recently, [9] demonstrated uplink data communication
with a network of free-floating implants using a random time-
division multiple access (TDMA) protocol and a tertiary coil
similar to [3] for power transmission. This implementation
is also limited to epicortical recording due to its shared RF
link, the limited operation range (1 cm), and uplink data
rate (10kbps/device). A frequency division multiple access
(FDMA) downlink was proposed in [10] to communicate with
an ensemble of sub-mm scale neural stimulators. This requires
the receiving antenna of each implant to be individually
designed and tuned at a unique frequency, complicating the
design and cost when scaled to multiple motes.
The implant presented in [2] takes advantage of low tissue
propagation loss (∼0.5 dB/cm/MHz) and low propagation
velocity of acoustic waves in realizing a miniaturized, ultrason-
ically powered implant. However, the absence of a low-noise
gain stage limits the SNR of the recorded signal and neces-
sitates the use of a focused ultrasound transducer, restricting
tissue operation depth range to 8.8 mm. Electromagnetically
powered implants that are <1 mm3 do not meet the depth
requirement for recording from the peripheral nervous system
(PNS) in humans targets such as the Vagus nerve, which is
located 3 – 5 cm below the skin surface [11]. Furthermore,
deep-tissue, multi-site neural recording using free-floating im-
plants has not been demonstrated in the aforementioned prior
art. A custom designed beamforming transducer was shown in
[12] that can sequentially power up two general-purpose ultra-
sonically powered implants. However, due to the continuous
operating protocol used in [12], further miniaturization below
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Fig. 2: Various ultrasound operating protocols: (a) continuous mode operation where OOK is used for uplink data transmission (b) pulse-echo mode with
classic AM uplink data transmission; (c) pulse-echo mode with simultaneous interrogation of two implants using orthogonally encoded AM.
a mm3 implant volume is challenging as discussed below.
We present the design, implementation and verification of
an ultrasonically powered neural recording implant, shown in
Fig. 1, [13], that achieves state of the art neural recording
performance when compared with other sub-mm3, free floating
wireless implants. The implant occupies a volume of only 0.8
mm3, minimizing tissue displacement, scarring, and foreign
body response. The implants have been verified to operate
at 50 mm depth in a tissue phantom (with ∼ 0.5 dB/cm
attenuation at 2 MHz), enabling recording of most peripheral
nerve targets as well as deep brain targets through thinned skull
[14]. The implants are designed to enable simultaneous power
up and parallel data back-telemetry of multiple motes with
a low-cost single-element unfocused external transducer. This
not only simplifies the design of the external interrogator, but
also maximizes operation depth and interrogation frequency
(and hence temporal resolution of the acquired signal) in a
multi-site recording setup.
The manuscript is organized as follows. In Section II, design
requirements and challenges are outlined. The concept of
linear amplitude modulation (AM) of echo for uplink data
transmission is introduced in Section III where a theoretical
analysis is performed. Section IV describes the circuit-level
implementation of the integrated circuit (IC) and measurement
results are presented in Section V. Conclusions and compari-
son to the state of the art are presented in Section VI.
II. SYSTEM OVERVIEW
To miniaturize wireless implants below millimeter scales,
the number and size of off-chip components must be min-
imized. This includes the elimination of off-chip capacitors
and necessitates the realization of wireless power and data
communication on a single link.
Separate power transmission and data communication links
have been demonstrated in ultrasonic implants [15], [16].
This mode of operation, shown in Fig. 2(a), enables con-
tinuous data transmission and high data rates, but limits the
miniaturization of the implant volume since it requires two
ultrasound resonators preferably tuned at distant frequencies
to minimize carrier leakage. A similar implant with a single
power-data time-multiplexed piezo was presented in [17] to re-
duce the implant volume. However, actively driving the piezo
increases the number of off-chip components (storage and
matching network capacitors) and ultimately its overall size.
Alternatively, a single ultrasound link can be used for both
power and uplink data transmission in a pulse-echo fashion
[2], obviating the need for any secondary resonator or off-chip
capacitor. In this scheme, shown in Fig. 2(b), an ultrasound
pulse is first launched towards the implant. After a single time
of flight, the implant ultrasound resonator, realized by a bulk
piezoceramic (Lead Zirconate Titanate, PZT), starts resonating
and harvesting energy. Shortly after that, the integrated circuit
(IC) on the implant wakes up and begins recording neural
signals. At the same time, the amplitude of the echo (traveling
towards the external transducer) is modulated according to the
recorded neural signal. The AM-modulated echo is then re-
ceived and reconstructed through the same external transducer.
This pulse-echo interleaved scheme prevents overlapping of
the high-voltage signals (up to 30 Vpeak) driving the external
transducer, and the mV-level received echo signals, which
would otherwise impose an impractically large dynamic range
(e.g. 110 dB and 30 V input range) on the external receiver
frontend.
To minimize the number of off-chip components and the
overall implant volume, a pulse-echo interleaved scheme sim-
ilar to [2] is used in this work, with three key differences.
(1) The addition of a low-noise analog front-end in this work
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reduces the input referred noise by 34x. (2) The introduction
of a technique to linearize the reflection coefficient, resulting
in linear analog amplitude modulation of the echo and thereby
lowering distortion as discussed in section III. (3) Simultane-
ous multi-implant interrogation is achieved without sacrificing
interrogation frequency and with the use of a single-element
external transducer.
Both focal length (Fresnel distance) and focal area of an
ultrasound transducer scale with its aperture. For instance, a
low cost commercially available single-element 0.5′′ diameter
unfocused external transducer has a focal length of 52 mm
and focal area of 50 mm2 at 2 MHz in water. Therefore, we
propose a network of sub-mm scale implants scattered over
this 50 mm2 focal area that simultaneously power up and per-
form data back telemetry. For uplink data transmission, each
implant has a unique orthogonal subcarrier that utilizes code-
division multiplexing (CDM), while modulating the amplitude
of its echo. In this prototype, the chip internally generates a
CDM code by dividing the clock (extracted from the main
carrier) by a ripple counter. In a multi-implant setup CDM
codes can be generated in the same fashion [18]; a frequency
divider is clocked by the extracted global main carrier and
followed by an encoder to generate CDM codes. A unique
code may be chosen by trimming or hardwiring the device.
The encoded echoes from multiple implants are superimposed
in the acoustic medium and received by the external transducer
as shown in Fig. 2(c). The receive chain of the interrogator
includes a low noise amplifier and a high-resolution ADC.
Decoding an echo is only a matter of synchronized code
multiplication and averaging. Upon echo and CDM code
multiplication at the receiver, the signal associated with the
CDM code is converted to baseband while those of other
channels will remain spread across the spectrum. Averaging
concurrently generates a single sample of the selected channel
and filters out the non-selected channels. Decoding is possible
regardless of the length of the encoded echo as long as it
contains an instance of a CDM frame. This is crucial because
the duration of the time-interleaved echoes is finite (and often
short, ∼10’s of microseconds of microseconds). In addition,
orthogonal codes can serve as a subcarrier signal that partially
bypasses the low-frequency noise contents of the main carrier
[19].
Fig. 3 shows a typical echo pulse of the implant when
analog echo modulation (AM) is used for data back-telemetry.
After implant power up and initialization, the amplitude of the
echo is modulated according to the recorded neural signal. A
comparison between the required echo period Techo,min for
analog and digital echo modulation (DM) along with their
bounce diagrams are shown in Fig. 3. Assuming the same
number of ultrasound cycles (1/fmain,carrier) is required for
the amplitude to settle or switch between states, the required
pulse period for the case of DM is larger than that of AM by
roughly the number of digital bits transmitted in each echo. In
other words AM carries higher information per cycle than DM.
To prevent overlapping the transmitted pulse and the echo,
the pulse duration must be smaller than the round-trip time
between the external interrogator (Tx) and the implant (Rx), or
<2ToF. Thus, the minimum distance between the implant and
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Fig. 3: (top) A typical ultrasound pulse with analog echo modulation (AM);
(bottom) comparison between Analog and Digital echo modulation schemes
and their corresponding bounce diagrams
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Fig. 4: Simplified block diagram of the IC.
the external transducer in the case of B-bit digital modulation,
dmin,DM, is B times larger than that of AM. For a dmin,AM
distance shown in Fig. 3, only a single bit of data can be
transmitted using DM. The same principle holds true when
subcarrier modulation takes place. The maximum interrogation
frequency in a pulse-echo communication channel is given by
fsample = 1/2Techo,min. In addition to extending the operating
range (by allowing shorter distances between Tx and Rx), AM
uplink requires shorter Techo,min and hence can enable higher
interrogation frequencies and ultimately uplink data rates.
A simplified block diagram of the implant is shown in Fig.
4. The chip contains a power management block that rectifies
and regulates the received piezoceramic (piezo) voltage to a 1
V supply. A clock signal is directly extracted from the piezo-
harvested voltage (using 2.5 V buffers), which is divided to
generate the chopper signal. The analog front-end consists of
a fully differential chopper stabilized amplifier followed by
a linear gm-cell that linearly modulates the amplitude of the
echo. After receiving and conditioning the echo at the external
c© 2019 IEEE 5
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Fig. 6: (a) Piezo resonator modelled by a three-port network defined by matrix
P (b) Z1 is the acoustical impedance seen into port 1 while port 2 is terminated
by tissue acoustic impedance ZB and port 3 is terminated by ZE . (c) Z3 is
the electrical impedance seen into port 3 while the acoustical terminals are
terminated by ZB (d) Z3,NL is the unloaded electrical impedance of the
piezo.
interrogator, digital post-processing, shown in Fig. 2(c), is
performed to reconstruct the transmitted signal. The implant is
powered on as long as an ultrasound pulse is present, meaning
that the implant is memory-less. This hinders electrode DC
offset cancellation. Therefore, the input-output linear range
of the implant should be extended to minimize distortion.
The input linear range of the implant is beyond ±10 mV.
The output (echo) modulation linearity is achieved by linearly
modulating the piezo voltage as discussed in Section IV.
III. LINEAR ECHO MODULATION
The profile of the acoustic reflection coefficient Γ of a piezo
as a function of its termination resistance RE is shown in Fig.
5(a). It can be observed that the modulated echo is signifi-
cantly distorted due to the nonlinearity of Γ, especially when
concurrent energy harvesting with echo modulation imposes a
minimum value of termination resistance RE = Rmin. That
is, Rmin should be large enough to allow energy harvesting.
This is not a typical problem for digital modulation when
transmission of only two states is needed. For AM modulation,
however, the source of this nonlinearity should be understood
and if possible, linearized through co-design of the piezo and
the modulating IC. However, the governing equations of bulk
piezos as well as their equivalent circuit models (KLM [20]
and Redwood [21]) are complex and provide little insight into
the source of this nonlinearity. Instead, analytical derivation
and experimental verification of a simple expression can guide
the modulator design and lead to linear echo modulation
received at the external interrogator. Such an expression is
introduced in this section and used in Section IV to implement
a linear echo amplitude modulator. The piezo is modeled as
a thickness-mode resonating 3-port network, shown in Fig.
6(a), whose input-output port relationships are well described
Fig. 7: Normalized Γ-RE curve obtained by (4), (5) and measurement.
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Ports 1 and 2 are acoustical, and port 3 is the electrical port
of the piezo. Table I describes the parameters used in (2). The
acoustic impedance seen into port 1, while port 2 and 3 are
respectively terminated by ZB and ZE (Fig. 6(b)) is given by
Z1=
p2(2n− 2m− ZB) + (ZE + r)(m2 − n2 +mZB)
(ZE + r)(m+ ZB)− p2 .(3)
Therefore, Γ is given by
Γ=
Z1 − ZB
Z1 + ZB
. (4)
It is shown in the Appendix that at the series resonance
frequency of the piezo, (4) further simplifies to
Γ≈ ZE
ZE +RS
∝V3, (5)
where
RS=
−2ZBp2
(n+m)2
= 2ZB(
mr − p2
m2 − n2 ), (6)
is the internal series resistance of the piezo. At fs, Γ is
approximately linearly proportional to the voltage across port
3 (coupling the simplified circuit model of Fig. 5(b) to the
acoustical port of the piezo). Therefore, to linearly modulate Γ,
the voltage across the piezo should be linearly modulated. Fig.
7 compares analytical expression (4) and its approximation (5)
for the parameter values listed in Table I, showing excellent
matching between the expressions and the measured values.
In contrast to (4), (5) has a single parameter, RS , which can
be obtained empirically or by finite element model (FEM)
simulation. To verify the model, measurements were made on
a 0.75x0.75x0.75 mm3 piezo (854, APC International), whose
RS = 1.5kΩ.
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TABLE I: List of piezoelectric typical parameters
Parameter Unit Value Description
ρ kg/m3 7600 Piezo Density
33 nF/m 16.8 Piezo Dielectric constant
cE33 GPa 50 Piezo Elastic constant
cD33 = c
E
33(1 + k
2) GPa 73 Stiffened c33
e33 C/m2 20 Piezo Stress constant
h33 = e33/33 GC/m.F 1.18 Piezo constant
k = e33/
√
33.cE33 – 0.69 Electromechanical coupling
kt =
√
k2/(1 + k2) – 0.56 –
va =
√
cE33/ρ m/s 2564 Piezo wave velocity
va = va
√
1 + k2 m/s 3115 Stiffened va
A mm2 0.56 Piezo cross-section area
Co = A33/t pF 12.6 Piezo capacitance
Zo = ρva MPa.s/m 23 Piezo acoustic impedance
fp =
1
2
va/t MHz 2.07 Parallel resonance frequency
fs = fp/
√
1 + 8(k/pi)2 MHz 1.76 Series resonance frequency
β = 2pif/va m−1 – wave propagation constant
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IV. INTEGRATED CIRCUIT IMPLEMENTATION
The implemented mote utilizes a 0.75x0.75x0.75 mm3 piezo
(840, APC International), whose RS = 4 kΩ. When an
ultrasound pulse is received at the piezo, the IC has a finite
amount of time (<2ToF, e.g. 66 µs @ 50 mm depth) to
power up, generate a stable supply, record neural signals and
perform uplink data transmission. Therefore, rapid power-up
and precise timing management of the sub-blocks are critical.
The interconnection of power management blocks and the
top-level timing diagram of the chip are shown in Fig. 8.
Due to the time constant associated with the on-chip storage
capacitor (130 pF), the internal series resistance of the piezo,
and the <2pi conduction angle of the rectifier, it takes ∼5 µs
(∼10 ultrasound cycles) to fully charge up the storage capac-
itor and for the supply-independent proportional-to-absolute-
temperature (PTAT) source to generate two reference voltages
(Vref,1V and Vref,0.5V ) on-chip. The PTAT core transistors
M1−4 are designed to operate in the subthreshold region
ϕ1
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ϕ2
ϕ3
ϕ3
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ϕ3
Cs
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Cf
Cf
V C
M
V C
M
V C
MVref,CM
V+IN
V−IN
ϕCH
ϕ4
EN
VOUT
VCM
VCM
+
−
Fig. 9: LNA topology and timing diagram.
such that IM5 = ηVTLn(W2/W1)/Rref , where η and VT
are the subthreshold factor and thermal voltage, respectively.
Initially, M1−8 are off and the gates of M7−8 track Vrect. Upon
harvesting voltage from the piezo, Vrect rises, and M7−8 turn
on pulling up/down the gates of M1−2/M3−4 to speed up their
transition from zero current to the desired current (500 nA)
stable bias point. M6 is designed to be strong enough to pull
down the gates of M7−8, charging Cstart and disengaging
the PTAT startup circuitry once M1−2 turn on. Vref,1V serves
as the low dropout regulator (LDO) reference voltage, and a
delayed version of Vref,1V triggers the power on reset (POR)
to initialize the logic states. The amplifier initialization takes
3 µs, which is followed by signal acquisition and uplink data
transmission. In the absence of an ultrasound pulse, the on-
chip storage capacitor discharges in ∼10 µs, meaning that
inter-pulse duration should be greater than 10 µs for proper
re-initialization (POR triggering) of the IC. This translates to
a minimum operation depth of 14 mm without requiring any
acoustic spacer.
A. Low-noise Amplifier
The analog front-end (AFE) of the chip consists of a fully
differential capacitive-feedback low noise amplifier (LNA)
whose circuit diagram is shown in Fig. 9. The values of the
feedback and load capacitors (0.44 pF and 4.7 pF respectively),
and the feedback factor (β ∼1/16) set the noise (<10 µVrms
in 180 kHz bandwidth) of the circuit, while the effective
transconductance of the LNA sets the bandwidth. The am-
plifier is initialized by a set of switches controlled by φ1−4,
which bias the LNA as quickly as possible to maximize the
signal acquisition period. VCM is set to the 0.5 V mid-rail
voltage using a power-gated linear regulator shown in Fig. 10.
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The low impedance source charges 25 pF of capacitance in
<1 µs.
Since the LNA runs on a 1 V supply and has a gain of
16, auto-zeroing is implemented to cancel amplifier offset
and improve the linear output voltage swing. Auto-zeroing is
implemented by sampling the offset of the amplifier on the
feedback capacitors (Cf ). The φ1 switches are disabled first,
placing the amplifier in the unity gain feedback. The sampled
offset is then subtracted from the signal after sequentially
opening φ2 and φ3 and establishing the signal path through
φ4. The sequential switching results in kT/C noise that is
added to the sample after the initialization period of each
interrogation event. To mitigate kT/C noise, the input signal
is chopper stabilized and upmodulated to a frequency fchop
while the kT/C noise remains at baseband. When the signal is
downmodulated, the kT/C noise is converted into out-of-band
chopper ripple [23]. Since downmodulation occurs on the in-
terrogator side, chopper stabilization is used to simultaneously
bypass the 1/f and kT/C noises of the amplifying circuits as
well as the low-frequency noise contents of the main carrier.
In presence of chopping switches, the input impedance of the
amplifier is given by Zin = 1/(2fchopCs) ∼ 1.3 MΩ at the
highest chopping frequency of 55 kHz. The impedance of the
electrodes submerged in saline was measured to be an order
of magnitude smaller than the input impedance of the AFE
(<100 kΩ) for frequencies greater than 100 Hz (Fig. 14).
The total output referred noise power of the amplifier is
given by v2n = kTαγ/(βCT ) [24], where k is the Boltzmann
constant, T is the absolute temperature, α is the excess noise
factor of the OTA, γ is the MOS channel noise coefficient,
and CT is the total capacitance seen at the output node during
amplification. The bandwidth of the LNA is given by ω3dB =
βGm/CT , where Gm is the effective transconductance of the
OTA. A fully complementary differential amplifier topology
[25] shown in Fig. 10(a) is chosen since its α is close to
1, and it has a high Gm/ID, since Gm = gm,N + gm,P .
The output range of the LNA is ±160 mV, with a bandwidth
of 180 kHz, high enough to pass the third harmonic of the
highest subcarrier frequency (55 kHz). Although the amplifier
has a broadband forward path of 180 kHz, the bandwidth of
the post-processed signal, and therefore the effective noise
bandwidth of the amplifier are reduced to 5 kHz at an
Vrect
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M1 M2
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Fig. 11: Linear gm-cell architecture.
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Fig. 12: (a) Conceptual echo amplitude modulation using synchronous up-
conversion current mixer (b) reusing active rectifier as synchronous mixer (c)
nonlinearity induced by the rectifying modulator.
interrogation frequency of 10 kHz. Along the signal chain,
as shown in Fig. 2(c), decoding and demodulation of the echo
involves averaging the echo for the duration of the pulse. This
averaging concurrently applies a sinc low pass filter with a
3dB bandwidth of 1/2Tintegration to the received signal and
translates every received echo to a single sample. Therefore,
at a 10 kHz interrogation frequency (sampling frequency), the
signal and noise bandwidth is reduced to 5 kHz.
B. Linear Gm-cell design
The LNA drives a linear transconductance stage for con-
verting the acquired signal to current. The Gm-cell therefore
requires a ±160 mV input voltage range with better than 0.5%
nonlinearity. This is achieved by forcing the input voltage
across a PFET device biased in the triode region with a
differential super source follower (Fig. 11). A PFET device
is used instead of a resistor to save area without sacrificing
linearity. A ∆ incremental increase of Vin results in both |VDS |
and |VGS | of MM to increase by respectively ∆ and ∆/2,
which gives rise to IMM ∝ ∆ as long as MM is in triode
region which is ensured by designing MM as a long-channel
low-Vt device. The current generated through MM creates a
pair of differential current signals passing through M1 and
M2 that is converted to single-ended in the last stage of the
c© 2019 IEEE 8
Regulator
10%
Gm-cell
56%
Rectifier
7%
LNA
11%
PTAT/Bias
16%
500μm
50
0μ
m LNA
Gm
REF/ POR
Rectifier
Regulator
(a) (b)
(c) (d)
500μm
500μm
75
0μ
m
75
0μ
m
84
0μ
m
1270μm 1270μm
3800μm
10
0μ
m 300μm
Fig. 13: (a) Fully packaged implant micrograph (b) IC micrograph (c)
dimensions of the fully packaged implant (d) power consumption breakdown.
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Fig. 14: Measured ENIG electrode impedance; (inset) single electrode model.
Gm-cell. The Gm stage has a nominal transconductance of
120 µS. The 1 V supply powers this stage, except for the
final current mirror, which is connected directly to the rectifier
output and provides the signal for uplink data modulation. 2.5
V devices are used in the final mirror stage due to higher
rectifier voltages.
C. Linear echo modulator
The linear relationship between Γ and V3, expressed in
(21), reveals that linear amplitude modulation of the echo is
possible by linearly modulating the amplitude of the piezo
voltage (VPZ = V +PZ − V −PZ in Fig. 12). At resonance, the
piezo is modeled by an AC voltage source (Vs) and the series
resistance of the piezo (Rs). Consider the conceptual circuit
diagram shown in Fig. 12(a) where it is assumed the signal
modulating the echo amplitude is available in the current
domain, Im. To modulate the amplitude of the piezo voltage,
Im is upmodulated by a current mixer whose switching phase
is synchronous to the piezo voltage. This results in the peaks
and valleys of the piezo voltage dropping by ImRs. A similar
AM modulation technique holds true for reflective antenna
systems.
In this work, the synchronized up-conversion current mixer
is implemented with minimal hardware overhead by reusing
the active rectifier. The circuit diagram of the active rectifier
VTX
pie
zo
mo
del
Code demultiplexing
alignment
Echo
LPF Sample
Averaging
ac coupling
(Lock−in amplifier)
V+in
V−inV−PZ
V+PZ
LT6269buffers
ZI HF2LI
Digital postprocessing
2k
Ω
2k
Ω
output
Recording
IC Pulser
TxRx
MAX14808
OlympusV304 − SU
45
−6
0m
m
pow
er
ech
o
Keysightwaveformanalyzer
CX3300
33500B
Keysight
AWG
output
(a) (b)
Fig. 15: (a) benchtop measurement setup, (b) single-mote in vitro measurement
setup
is shown in Fig. 12(b) where high-frequency common-gate
RF amplifiers are used as comparators. Since the rectifiers
are inherently nonlinear, rectifier-induced nonlinearity should
be taken into account. It can be shown that the relationship
between the DC voltage at the output of the rectifier Vrect and
the load current Im is given by
Im∝ Vs
RS
(1− Vrect
Vs
)(1− 2
pi
asin(
Vrect
Vs
)), (7)
where, Vs is the peak value of the piezo open-circuit voltage.
Equation (7) is plotted in Fig. 12(c) where the nonlinearity
between Vrect (normalized to Vs) and Im (normalized to
Vs/Rs) is shown for 10% modulation depth. The voltage
across the piezo (VPZ) is the upmodulated version of Vrect,
therefore Vrect and VPZ voltages are equivalent in (7). For
10% modulation depth the maximum nonlinearity between
VPZ (and ultimately Γ) and Im is less than 0.5%. Since
rectifier nonlinearity was shown to be minimal, a single-ended
Gm-cell was connected to the output of the rectifier, mitigating
the need for the Gm-cell to sink current from both terminals
of the piezo to maintain full conduction angle if connected to
the input of the rectifier.
V. MEASUREMENT RESULTS
The IC was fabricated in the TSMC 65nm LP CMOS
process. The die micrograph and the fully assembled implant
are shown in Fig. 13. The bulk piezo and the chip are bonded
to a flex PCB interposer. A pair of 200x200 µm2 electroless
nickel immersion gold plated electrodes (ENIG) are designed
on the backside of the PCB with 2 mm spacing. The measured
impedance of the ENIG electrodes submerged in saline and a
model for a single electrode are shown in Fig. 14. The implant
is encapsulated with ∼10 µm of Parylene-C [26]. The total
area of the chip, including test pads and on-chip decoupling
capacitors, is 0.25 mm2. The minimum voltage amplitude
required at VPZ was measured to be 1.25 V. The circuit
power dissipation after rectification was ∼30 µW, and the
total power consumption including the efficiency of the power
management circuits were measured to be 37.7 µW during
normal operation with a 50% duty cycle. The breakdown of
the power consumption is shown in Fig. 13(d).
The chip characterization setup and measurement results
are shown in Fig. 15-18. The setup includes a piezo model,
an AC-coupled voltage source in series with a 4 kΩ resistor,
connected to the piezo terminals of the chip. The output was
measured using a fully differential lock-in amplifier for main-
carrier demodulation. Subsequent signal processing steps, e.g.
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Fig. 16: Benchtop measurement result showing amplitude modulation of the input voltage of the rectifier for (a) five consecutive sample pulses for a 313 Hz,
20 mVPP input signal (b) first interrogation event where startup time and the subcarrier signal are visible (c) the demodulated input-referred signal.
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Fig. 17: (a) The static input-output (defined as the input voltage of the rectifier)
linearity curve of the chip. (b) power spectral density of the reconstructed
signal shown in Fig. 16.
subcarrier demodulation, were performed on a PC. The output
transient response of the chip, measured at the piezo voltage
terminals, is shown in Fig. 16(a) in response to a 20 mVPP
input sine wave for five consecutive interrogation events. The
first interrogation event is shown in Fig. 16(b) where 11 µs of
power-on/startup time and the 27.5 kHz subcarrier signal are
observable. The demodulated and reconstructed input signal
for the same measurement is shown in Fig. 16(c). Static and
dynamic nonlinearity measurement results are shown in Fig.
17. An end-to-end voltage gain (∆VPZ/vin) of 23 dB with
maximum static non-linearity error of 1.2% was measured.
The power spectrum of the reconstructed 313 Hz, 20 mVPP
sine wave is shown in Fig. 17(b) and achieved an SFDR of
50 dB and a THD of -44 dB. No harmonic tones are visible
for a 10 mVPP input signal.
The noise measurement results are summarized in Fig. 18
for an interrogation (sample) frequency of 10 kHz. There are
two major contributors to the total input referred noise density:
the AM noise of the carrier, and the noise contributed by
the recording circuits. The total input referred noise spectral
density was measured to be 328 nV/
√
Hz. This is mainly
dominated by the carrier noise, measured at 319 nV/
√
Hz in
the absence of the chip (Fig. 18(a)). Both the curves in Fig.
18(a) are derived by down-chopping and averaging, which
(a)
(b)
Fig. 18: Noise measurement. (a) the noise spectral density of the carrier alone
and that obtained from the chip: noise is dominated by the carrier noise. (b)
effect of chopping in reducing the low-frequency noise contents of the main
carrier.
partially removes the 1/f noise of the carrier. Assuming the
noise of the carrier and that of the chip are additive, the input
referred noise of the chip alone can be estimated 76 nV/
√
Hz,
or 5.37 µVRMS in a 5 kHz bandwidth. The effect of chopping
in bypassing the low-frequency noise contents of the main
carrier is demonstrated in Fig. 18(b), where 1/f noise is clearly
visible in the spectrum when chopping is disabled.
The single-mote in vitro measurement setup is shown in
Fig. 15(b), where a single assembled mote is suspended at a
distance of 45–60 mm away from a single-element external
transducer in oil (with ∼0.5 dB/cm attenuation at 2MHz).
The implant was interrogated at 8 kS/s. The main carrier
frequency was set to the resonant frequency of the implant
piezo at 1.78 MHz. A subcarrier frequency of 55 kHz was
generated on chip. Two received sample echoes that form
a peak and a valley of a 313 Hz, 20 mVPP signal are
shown in Fig. 19 along with their demodulated signals. The
reconstructed received signal and its spectrum are also shown
in Fig. 19. Although the noise of the carrier (generated by
the external ultrasound pulser) dominates the overall noise of
the link, for the 20 mVPP input range of the implant, 47.96
c© 2019 IEEE 10
(a)
(b)
(c) (e)
(d)
(g)
55kHz
(f) SNDR = 47.6SFDR = 61.5
Fig. 19: Single-mote in vitro measurement results. Implant is interrogated at 8 kS/s at 5 cm of depth (a-b) two received echo signals each translating into a
sample shown in (e), (c) their corresponding AM demodulation (d) common-mode rejection of received echoes (e) reconstructed 313 Hz signal (f) SNR of
received signal (noise dominated by carrier noise) and (g) measured SNR and equivalent uplink data rate vs. input range of the implant.
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Fig. 20: (a) 800 ms stream of pre-recorded neural signal recorded (at 10 kS/s)
and wirelessly transmitted by the mote at 45 mm of depth. Comparison of
reconstructed data between (b) single and (c) multiple action potential events.
dB of SNR is measured. Were the carrier noise absent, the
SNR would improve by ∼10-12 dB. Fig. 19(g) summarizes
the measured SNR and equivalent uplink data rate measured
at multiple other possible configurations with varied depth,
interrogation frequency and subcarrier frequency using the
same setup introduced earlier.
To make sure an even number of subcarrier cycles (e.g. 2
in Fig. 19(d)) is used for demodulation; first, echo duration is
chosen to be sufficiently long. For instance, >29 µs and >47
µs echoes are needed for 2 and 4 cycles of a 55 kHz sub carrier
respectively. Since the startup time and consequently the start
of the echo modulation period of the chip is consistent from
sample to sample, and since the period of the sub carrier is
known and referenced to the main carrier frequency (e.g. 1.78
MHz÷32 = 55 kHz), the subcarrier signal can be determined
at the interrogator receiver for demodulation. For pulses longer
than the ones mentioned above (29 µs and 47 µs), the received
echoes are truncated to 29 µs and 47 µs such that only an even
number of cycles are used for demodulation.
Further in vitro verification of the mote was performed
where an 800 ms stream of pre-recorded neural signal (ac-
quired by Plexon multichannel acquisition processor) from an
awake-behaving rat (Long-Evans) motor cortex was fed to the
chip and wirelessly transmitted to the external interrogator.
The mote was placed at the depth of 45 mm in a tissue
phantom (with ∼0.5 dB/cm attenuation at 2 MHz) and inter-
rogated at 10 kS/s. Fig. 20 shows the comparison between the
reference pre-recorded neural signal with the signal recorded
and wirelessly transmitted by the mote.
The effects of misalignment on the operating range of the
device are characterized in Fig. 21. A set of measurement
results reporting the harvested piezo voltage and the maximum
modulation depth of the echo at various relative locations of
the external transducer and the implant piezo. The measure-
ment medium was oil with ∼0.5 dB/cm attenuation at 2 MHz.
An unfocused 0.5′′ diameter external transducer was driven
at 1.78 MHz by a ±15 V pulser. The maximum modulation
depth is defined based on the received echo amplitude at two
extreme piezo terminations, open- and short-circuited piezos.
Fig. 21(a) illustrates that the harvested power is maximized
at the Fresnel distance of the external transducer (∼ 52 mm),
and that the optimal operation depth of the implants is ∼50
mm where the harvested voltage and the modulation depth are
concurrently large. Moreover, at 70 mm of depth, acceptable
harvested voltages (>4.5 Vpp) and maximum modulation
depth (>20 %) were measured. It is also observed that beyond
the Fresnel distance, the modulation depth steadily decays at
a rate of 6% per cm, allowing a large range of viable implant
depths for the mote. Fig. 21(b) and (c) demonstrate similar
measurement results for horizontal x- and y-axis misalignment
between the implant piezo and the external transducer. It
can be observed that the effect of horizontal misalignment is
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Table 1: Performance Comparison Table
Neuron’16 TBioCAS’18 CICC’18 This work
Link Ultrasound Optical RF Ultrasound
Back telemetry AM Backscatter Analog PPM IR-UWB AM Backscatter
Implant depth (mm) 8.8 – 20 50
Total Volume (mm3) 0.8 0.004 <1 0.8
Encapsulated Yes No Yes Yes
Depth/Volume (mm2) 11 – – 61.7
Simultaneous Multi-mote No No No Yes
Technology (nm) 65 180 350 65
Total power (µW) – 0.9 296∗ 61
IC area (mm2) 500×450 90×330 1050×1050 500×500
Wake-up time (µs) 3.3 15000 110 11
THD (dB) – -16@0.5mVpp – -52@10mVpp/ -44@20mVpp
Static nonlinearity (%) – 49†@6mVPP – 1.2@20mVPP
LNA
noise floor (µVrms) 180 15 3.78 5.3
Bandwidth (kHz) 5 10 12 5
power (µW) – 0.52 42.9 4
NEF/ PEF – 4.07/16.6 6.6/78.4 5.87/34.55
Gain (dB) 0 30 53 24
†estimated
∗after AC-to-DC
Table 2: Performance Comparison Table
[2] [4] [3] This work
Link Ultrasound Optical RF Ultrasound
Back telemetry AM Backscatter Analog PPM IR-UWB AM Backscatter
Implant depth (mm) 8.8 – 20 50
Total Volume (mm3) 0.8 0.004 <1 0.8
Encapsulated Yes No Yes Yes
Depth/Volume (mm2) 11 – 20 62
Simultaneous Multi-mote No No No Yes
Technology (nm) 65 180 350 65
Total IC power (µW) – 0.9 296∗ 37.7
IC area (mm2) 500×450 57×250 1050×1050 500×500
Wake-up time (µs) 3.3 15000 110 11
THD (dB) – -16@0.5mVpp – -52/-44@10/20mVpp
Static nonlinearity (%) – 49†@6mVPP – 1.2@20mVPP
LNA
noise floor (µVrms) 180 15 3.78 5.3
Bandwidth (kHz) 5 10 12 5
power (µW) – 0.52 42.9 4
NEF/ PEF – 4.07/16.6 6.6/78.4 5.87/34.55
Gain (dB) 0 30 53 24
†estimated
∗after AC-to-DC
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symmetric with the respect to the line of sight (LoS); a slight
asymmetry in Fig. 21(c) is due to the setup, which includes
a rod holding the piezo along the x-axis. Since the chip is
fully operational at harvested voltages greater than 4.2 Vpp,
horizontal misalignment of up to ±1.75 mm is acceptable at a
cost of a negligible drop in modulation depth. The ±1.75 mm
misalignment margin is directly proportional to the aperture of
the external transducer, therefore the margin can be doubled
by using a 1′′ external transducer.
Fig. 22 demonstrates an in vitro measurement setup where
two implants at a depth of 50 mm with a 2 mm separation were
synchronously powered up by a single 0.5′′ unfocused external
transducer. The setup environment limits the depth in this dual-
mote measurement. The subcarrier frequencies of the implants
are orthogonal to each other (55 kHz and 27.5 kHz) to enable
simultaneous uplink data transmission in this dual-mote setup.
Each implant transmitted a single tone (414 Hz and 313 Hz) to
the external receiver. The reconstructed tones are shown in Fig.
22(b) along with their spectra. Measured SNDR and SFDR are
shown as a function of vertical misalignment between motes
in Fig. 22(e) and (f), respectively. It can be observed that the
uplink data transmission quality is maintained over ±2 mm
of vertical misalignment. A given vertical misalignment ∆Z
between two implants, results in the implants powering up
with a delay equal to ∆t = ∆Z/c, where c is the propagation
speed of sound in tissue. This delay, in turn, results in
subcarriers becoming out of phase by ∆t, which translates
to inter-channel crosstalk and consequently degradation of
SNDR and SFDR. Given the carrier frequency and the highest
frequency of the orthogonal codes are 1.78 MHz and 55 kHz
respectively, at depths between 35 and 70 mm, 4 implants can
be simultaneously interrogated. At depths ≥70 mm, up to 8
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devices can be simultaneously interrogated.
VI. SUMMARY
We present a 0.8 mm3 free floating implant that uses
a single ultrasound link for wireless power harvesting and
analog data back telemetry. The theoretical basis for a linear
amplitude modulated ultrasound echo modulation technique
was introduced, achieving a 20 mVPP linear range of the
implant. A comparison with recently published fully integrated
free-floating sub-mm3 neural recording implants is shown in
Table 2. This work advances the noise performance of [2]
by 34x without sacrificing the implant volume. Compared to
prior art [2]–[4], this work achieves the lowest nonlinearity
at the highest input range, achieves a comparable NEF to
that of the state-of-the-art, and improves operating depth
by >2.5x, resulting in the highest measured depth/volume
ratio by ∼3x. We demonstrate, for the first time to our
knowledge, simultaneous power-up and communication with
two free-floating motes without requiring a specialized, e.g.
beamformed, external transducer.
APPENDIX
PIEZO Γ VS. VOLTAGE LINEARITY
This section provides derivation of (5) earlier introduced
in Section III. The piezo is modeled as a thickness-mode
resonating 3-port network, shown in Fig. 6(a), whose input-
output port relationships are well described by [22],F1F2
V3
=P
ν1ν2
I3
=
m n pn m p
p p r
ν1ν2
I3
 (8)
F1F2
V3
=

Z0A
jtan(βl)
Z0A
jsin(βl)
h33
jω
Z0A
jtan(βl)
Z0A
jsin(βl)
h33
jω
h33
jω
h33
jω
1
jωC0

ν1ν2
I3
 (9)
Ports 1 and 2 are acoustical, and port 3 is the electrical port
of the piezo. Table I describes the parameters used in (9). The
acoustic impedance seen into port 1, while port 2 and 3 are
respectively terminated by ZB and ZE (Fig. 6(b)) is given by
Z1=
p2(2n− 2m− ZB) + (ZE + r)(m2 − n2 +mZB)
(ZE + r)(m+ ZB)− p2 .(10)
Therefore, Γ defined as Γ = (Z1 − ZB)/(Z1 + ZB) becomes
Γ=
2p2(n−m) + (ZE + r)(m2 − n2 − Z2B)
2p2(n−m− ZB) + (ZE + r)((m+ ZB)2 − n2) .(11)
Rearranging terms and noting that m2−n2 = (ZoA)2  Z2B ,
(11) can be simplified to
Γ≈ ZE + Z3,NL
ZE + 2ZB(
mr−p2
m2−n2 ) + Z3,NL
, (12)
where Z3,NL is the impedance seen into port 3 when ports 1
and 2 are acoustically unloaded (Fig. 6(d), ZB = 0). In fact,
for nonzero acoustic termination impedance at ports 1 and 2
(Fig. 6(c)),
Z3=r − 2p
2
m+ n+ ZB
. (13)
The series resonant frequency (fs) is defined as the frequency
at which the impedance seen into the electrical port of an
acoustically unloaded piezo is real. That is, at fs, Z3,NL =
0 (Z3,NL = Z3(@ZB = 0) is purely imaginary), and (12)
further simplifies to
Γ≈ ZE
ZE + 2ZB(
mr−p2
m2−n2 )
. (14)
Moreover, at fs, the piezo resonator is modeled by a voltage
source and a series resistance, shown in Fig. 5(b), whose value
is given by
RS=Re{Z3}=Re{r − 2p
2
m+ n+ ZB
}≈ −2ZBp
2
(n+m)2
. (15)
Dividing the second term in the denominator of (14) by (15)
results in (1−mr/p2)((m+ n)/(m− n)) which equals 1 at
fs, because
m+ n
m− n=cot
2(
βl
2
) (16)
and
1− mr
p2
=
βl
k2tan(βl)
. (17)
Given at fs [22],
tan(βl/2)
βl/2
=
1
k2T
=
1 + k2
k2
, (18)
(17) can be further simplified to
1− mr
p2
=tan2(
βl
2
) (19)
Therefore, the second term in the denominator of (14) and RS
given by (15) are equal. That is,
Rpiezo,S=
−2ZBp2
(n+m)2
=2ZB(
mr − p2
m2 − n2 ). (20)
Therefore (14) can be rewritten as
Γ≈ ZE
ZE +RS
∝V3. (21)
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